## Notice of References Cited Application/Control No. | Applicant(s)/Patent Under | Reexamination | DALTON, DAMIAN | Examiner | Art Unit | Page 1 of 1

## **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-			
	C	US-			
	D	US-			
	Ε	US-			
	F	US-			
	G	US-			
	Н	US-			
	1	US-			
	J	US-			
	κ	US-			
	L	US-			
	М	US-			

## **FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	Ν					
	0					
	Р					
	Q				•	
	R					
	s					
	Т					

## **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)					
	U	Analysis of an associative array parallel logic simulator; Dalton, D.;Parallel Processing, 1999. Proceedings. 1999 International Workshops on 21-24 Sept. 1999 Page(s):308 - 312					
	>	Associative processing and processors; Krikelis, A.; Weems, C.C.; IEEE Computer; Volume 27, Issue 11, Nov. 1994 Page(s):12 - 17					
	>						
	x						

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.